

Timeline

- $t = 0 \text{ ns} \rightarrow$ Digital Input
- $t = 0 - 2 \text{ ns} \rightarrow$ FSM Controller (IDLE $\rightarrow$ Decode $\rightarrow$ Prepare $\rightarrow$ MVM)
- $t = 2 - 4 \text{ ns} \rightarrow$ DAC Array (Digital $\rightarrow$ Analog Conversion)
- $t = 4 \text{ ns} \rightarrow$ Wordline Distribution (16 Voltage)
- $t = 4 - 14 \text{ ns} \rightarrow$ Crossbar Core (Matrix-vector multiplication)
- $t = 14 \text{ ns} \rightarrow$ Bitline Current Collection (16 Current)
- $t = 14 - 19 \text{ ns} \rightarrow$ TIA Array (Current $\rightarrow$ Voltage Conversion)
- $t = 19 - 24 \text{ ns} \rightarrow$ ADC Array (Voltage $\rightarrow$ Digital Conversion)
- $t = 24 - 27 \text{ ns} \rightarrow$ VPU Processing (Vector processing pipeline)
- $t = 27 - 28.5 \text{ ns} \rightarrow$ System Output (FIFO $\rightarrow$ DMA $\rightarrow$ Interface)
- $t = 28.5 \text{ ns} \rightarrow$ output

