Computer Architecture Lab



Homework

Dr.Raji

TA: Soroush Eskandarie Sara Daneshvar

Introduction

Your assignment is:

• simulating Register file

registerfile.v regFileTest.v

• simulating ALU

ALU.v ALUTestBench.v

Register File:

- x0 register is always zero
- we have thirty two 32 bit registers
- you can change the <u>rd</u> register in negative edge of clock
- initial value of each register is zero

ALU:

- in case you want to use always loop **ALUout** and **zero** should be <u>reg</u> data type
- for shift instruction only use 5 least significant bits of secondInput
- don't forget to initialize <u>reg</u> date type

| ALU Ctr | Operation |
|---------|---------------------|
| 0000 | add |
| 0001 | sub |
| 0010 | xor |
| 0011 | or |
| 0100 | and |
| 0101 | not |
| 0110 | shift left logical |
| 0111 | shift right logical |
| 1000 | set less than |

