

A 0.9-V 33.7-ppm/°C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT

Lidan Wang¹, Chenchang Zhan¹, Junyao Tang, Yang Liu¹, and Guofeng Li

Abstract—A low temperature coefficient (TC) and high power supply ripple rejection (PSRR) CMOS sub-bandgap voltage reference (sub-BGR) circuit using subthreshold MOS transistors and a single BJT is presented in this brief. The proposed sub-BGR consists of a novel complementary-to-absolute-temperature (CTAT) voltage generator based on a scaled emitter-base voltage of a BJT, and an improved proportional-to-absolute-temperature (PTAT) voltage generator based on stacking of ΔV_{GS} of sub- V_{TH} MOSFETs. As the CTAT circuit achieves a reduced absolute value of the negative TC, the PTAT circuit achieves reduced power consumption without consuming a large chip area. The proposed sub-BGR circuit is implemented in a standard 0.18- μm CMOS process. Measured results show that the sub-BGR circuit can run with a supply voltage down to 0.9 V while the power consumption is only 85 nW. An average TC of 33.7 ppm/°C and a PSRR of better than -40 dB over the full frequency range are achieved.

Index Terms—CMOS, high-power supply ripple rejection (PSRR), low power, sub-bandgap, subthreshold, voltage reference (VR).

I. INTRODUCTION

Voltage references (VRs) compatible with CMOS processes are critical for modern analog and mixed-signal very large scale integration circuits and systems. The existing VRs can be roughly categorized as two types: one type related to the bandgap voltage of silicon or a fraction of it (i.e., sub-bandgap) using BJTs and resistors, the other one related to other factors such as MOS transistor threshold voltages and subthreshold parameters using MOS transistors (with or without resistors). Generally speaking, the bandgap or sub-bandgap references show relatively small process variations than CMOS VRs with relatively high power consumptions. Many research efforts have been attracted to develop low-power high-performance VRs such as the ones reported in [1]–[12]. However, it remains a design challenge to achieve satisfactory performances in all the major aspects. For example, although several low-power VRs have been developed in [1]–[7], the other performances such as temperature coefficient (TC) and power supply ripple rejection (PSRR) are not very good. In particular, the designs in [1]–[3] used the leakage current to generate the reference voltage, and the PSRR at low frequencies of these circuits are not very good. The circuits in [4] and [5] used the switched-capacitor voltage divider and $2\times$ charge pump to achieve a division of the complementary-to-absolute-temperature (CTAT) voltage (V_{EB}) and low power supply voltage, but the TC is as large as 75 ppm/°C and the temperature range is limited to be only 0 °C–80 °C [4]. Furthermore, although curvature compensation




Fig. 1. Structure of the proposed CMOS sub-bandgap voltage reference.

techniques are used in [5], the measured PSRR was not reported. Subthreshold transistors are used to divide the CTAT voltage (V_{EB}) in [6] and [7], but the temperature range is -20 °C– 120 °C [6] and the TC is also very high (114 ppm/°C [7]) which are not satisfactory.

For the CMOS VRs reported in [8]–[11], many concerns remain as well. The threshold voltages are used for the reference voltage, but the power consumptions are larger than 200 nW in [9]; the threshold voltage differences are used to generate the reference voltage in [10] and [11], but the TC is larger than 60 ppm/°C, in addition to the other nonsatisfactory performances. From the above analysis, the existing circuits can hardly achieve low power, small TC, and high PSRR simultaneously. Therefore, a new sub-bandgap voltage reference (sub-BGR) with only one BJT, two resistors, and subthreshold transistors is proposed in this brief, which uses the resistively divided V_{EB} -based CTAT voltage. Low TC with small variations and low power consumption are achieved, in addition to high PSRR and small line sensitivity. For the rest parts of this brief, the structure of the proposed sub-BGR is introduced in Section II. The PSRR calculations are described in Section III. The measured results are given in Section IV, and conclusions are followed in Section V.

II. PROPOSED SUB-BANDGAP VOLTAGE REFERENCE

Fig. 1 shows the proposed sub-BGR circuit which uses a single parasitic vertical PNP BJT, i.e., Q1 to generate the CTAT voltage. The operational amplifier OPA shown in Fig. 2 enforces nodes A and B to have equal potential. As a result, the current I_R that flows through the resistor R1 is given by

$$I_R = \frac{V_{EB}}{R1} \quad (1)$$

where V_{EB} is the emitter-base voltage of Q1. As evidenced by (1), the voltage V_{EB} should be decreased and R1 increased in order to reduce the current I_R and hence the power consumption. However, increasing R1 would inevitably increase the area consumption of the chip. So the best way is to minimize the value of V_{EB} . Fortunately, decreasing the current of Q1 also decreases its emitter-base voltage. Fig. 3 shows the simulated voltage V_{EB} versus current through Q1 and V_{EB} decreases by around 60 mV if the current decreases by 10 times, expectable from the I – V behavior of a BJT. However, reducing V_{EB} also reduces the negative TC, or, increases the absolute

Manuscript received November 24, 2017; revised March 21, 2018; accepted May 10, 2018. This work was supported in part by the Natural Science Foundation of China under Grant 61604067 and in part by the Shenzhen Science and Technology Institute under Grant JCYJ20160429191518358 and Grant JCYJ20160530191008447. (Corresponding author: Lidan Wang.)

L. Wang, C. Zhan, J. Tang, and Y. Liu are with the Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen 518055, China (e-mail: wangld@sustc.edu.cn; zhanc@sustc.edu.cn; tangjy3@mail.sustc.edu.cn; liuy8@mail.sustc.edu.cn).

G. Li is with the College of Electronic Information and Optical Engineering, Nankai University, Tianjin 300071, China (e-mail: ligf@nankai.edu.cn).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TVLSI.2018.2836331

$$dV_{\text{EB}}/dT = V_{\text{EB}}/T - (4 + m)V_T/T - E_g/qT \quad (2)$$
$$V_{R2} = \frac{R2}{R1} V_{EB}. \quad (3)$$
$$I_D = K \mu C_{OX} (\eta - 1) V_T^2 \exp\left(\frac{V_{GS} - V_{TH}}{\eta V_T}\right) \quad (4)$$
$$V_{DS7} = V_{GS7} - V_{GS6} = \eta V_T \ln \left(\frac{2K_6}{K_7} \right). \quad (5)$$
$$V_{DS9} = V_{GS9} - V_{GS8} = \eta V_T \ln \left(\frac{K_8}{K_9} \right). \quad (6)$$
$$\begin{aligned} V_{\text{ref}} &= \eta V_T \ln \left(\frac{2K_6 K_8}{K_7 K_9} \right) + \frac{R_2}{R_1} V_{\text{EB}} \\ &= \frac{R_2}{R_1} \left[\eta V_T \ln \left(\frac{2K_6 K_8}{K_7 K_9} \right) \frac{R_1}{R_2} + V_{\text{EB}} \right]. \end{aligned} \quad (7)$$
$$\frac{dV_{\text{ref}}}{dT} = \eta \frac{k}{q} \ln \left(\frac{2K_6 K_8}{K_7 K_9} \right) + \frac{R2}{R1} K_N \quad (8)$$
$$V_B = V_A + V_{OS}. \quad (9)$$



Fig. 5. Monte-Carlo simulation result of V_{ref} without trimming.

Fig. 6. Monte Carlo simulation result of TC without trimming.

TABLE I
DEVICE SIZES OF THE PROPOSED CIRCUIT

Device	W/L ($\mu\text{m}/\mu\text{m}$)	Device	W/L ($\mu\text{m}/\mu\text{m}$)	Device	W/L ($\mu\text{m}/\mu\text{m}$)
M1	4/10	MS4	2/10	MB1	2/10
M2	2 \times 4/10	MS5	2/10	MB2	2/10
M3	4/10	MS6	2/10	MB3	2/10
M4	4/10	MA1	4 \times 2/10	MB4	2/10
M5	1/18	MA2	2 \times 4/4	MB5	4/10
M6	32 \times 1/12	MA3	2 \times 4/4	MB6	4/10
M7	1/12	MA4	4 \times 2/10	Q1	10/10
M8	17 \times 1/12	MA5	4 \times 2/10	R1	3000 \times 1.5/9
M9	1/12	MA6	6/8	R2	857 \times 1.5/9
MS1	4 \times 4/1	MA7	6/8	C_c	9 \times 24/24
MS2	2/8	MA8	4/8	C_{out}	11 \times 25/25
MS3	2/10	MA9	4/8		

The total V_{ref} including the V_{os} is then given by

$$V_{ref} = \eta V_T \ln \left(\frac{2K_6 K_8}{K_7 K_9} \right) + \frac{R_2}{R_1} V_{EB} + \frac{R_2}{R_1} V_{os}. \quad (10)$$

As can be found out from (10), the effect of V_{os} is reduced by R_2/R_1 times compared with the traditional bandgap voltage [13], since R_2/R_1 is less than 1. The offset voltage can still affect the V_{ref} and TC of V_{ref} if V_{os} is changing with the temperature, so the trimming circuit also helps calibrate the effects caused by the variations. The minimum supply voltage of the proposed BGR is given by

$$V_{DD,min} = V_{EB} + V_{GS} + V_{OV} \quad (11)$$

where V_{GS} is the gate-source voltage of input transistor in OPA, and V_{OV} is the overdrive voltage of MA1 in OPA. All of the transistors in OPA are working in the subthreshold region to reduce the minimum supply voltage as well as power consumption. In this design, a minimum supply voltage of 0.9 V is achieved. The device parameters of Figs. 1 and 2 are listed in Table I.

C. Trimming Circuit

Trimming on the PTAT voltage, rather than the CTAT one, is adopted to reduce the area consumption of the circuit. The designed trimming range is three to four times of the Monto Carlo simulation results to cover the process and mismatch variations with




Fig. 7. Trimming circuit of M6.




Fig. 8. Small-signal model for PSRR calculation.

certain margins. Fig. 7 shows the trimming circuit. Transistor M6 in Fig. 1 is used for trimming to make sure that the V_{DS} of M6–M9 is larger than 0.1 V. There are 6 bits S0–S5 used for trimming. When the switch is on, the trimming transistor is connected to the circuit and used as M6 to increase the TC of the PTAT voltage. On the other hand, the trimming transistor is disconnected from the circuit to decrease the TC of PTAT if the switch is off. When the process is at the TT corner, the control transistor is disconnected from the circuit to decrease the TC of PTAT if the switch is off. When the process is at the TT corner, the control bits S0–S5 are 000001. The final control voltages of these switches used to trim the TC of V_{ref} depend on the variations of V_{ref} .

III. PSRR ANALYSIS

Fig. 8 shows the small-signal model for the PSRR analysis, whereby R_P and R_N are equal to R_1 and $1/g_{mQ}$, respectively; g_{mQ} is the trans-conductance of Q1; g_{ma} and r_{oa} are the trans-conductance and output resistance of the op-amp, respectively; C_c is the compensation capacitor between node C and the power supply V_{DDA} ; g_{m1} – g_{m4} and r_{o1} – r_{o4} are the trans-conductance and the output resistance of M1–M4, respectively; g_{m7} and g_{m9} are the transconductance of M7 and M9. Transistors M6 and M8 make voltage source followers, so their output resistances are neglected. The expression of PSRR is defined by $20\log_{10}(v_{ref}/v_{dd})$. Since $g_{m2} = 2g_{m1} = 2g_{m3} = 2g_{m4}$ as can be derived from (4), the value v_{ref}/v_{dd} can be obtained based on the small-signal model of Fig. 8 and the result is approximately expressed by

$$\begin{aligned} \frac{v_{ref}}{v_{DD}} &= \frac{2R_4(1 + g_{m4}r_{o4})}{(r_{o4} + R_4)(1 + g_{ma}r_{oa}(g_{m2}R_B - g_{m1}R_A))} \\ &\quad \cdot \frac{(1 + s/z_1)}{(1 + s/p_1)(1 + s/p_2)} \\ R_4 &= R_2 + 1/g_{m7} + 1/g_{m9} \quad R_B = R_P \parallel r_{o2}R_A = R_N \parallel r_{o1} \\ z_1 &= \frac{1 + g_{m4}r_{o4}}{r_{oa}C_c} \quad p_1 = \frac{1}{C_{out}(r_{o4} \parallel R_4)} p_2 \\ &= \frac{g_{ma}(g_{m2}R_B - g_{m1}R_A)}{C_c} \end{aligned} \quad (12)$$

whereby the poles and zeros of the PSRR function are given by separated terms. The PSRR improvement over the traditional compensation techniques is due to the extended zero z_1 frequency due to C_c [14]. Fig. 9 shows the simulated prelayout PSRR of the circuit, with the pole and zero frequencies marked on the plot. The additional zeros and poles are caused by the input capacitances of OPA which are neglected here.




Fig. 9. Simulated prelayout PSRR of the proposed sub-BGR.






Fig. 10. Chip microphotograph.

Fig. 11. Measured V_{ref} versus temperature with one time trimming.Fig. 12. Measured V_{ref} at room temperature of 20 chips.

IV. MEASUREMENT RESULTS

The proposed sub-BGR is designed and fabricated in a standard 0.18- μm CMOS process. Fig. 10 shows the chip photograph and it takes an active area of $360 \times 320 \mu\text{m}^2$. The 20 samples from the same run have been measured. Fig. 11 shows the measured one-time-trimmed output voltage V_{ref} versus temperature for a range of -40°C – 125°C . To obtain these results, a random chip is selected and trimmed to minimize the TC. Then, the same trimming code is used for the rest of the chips, i.e., the other 19 chips have not been trimmed or optimized. Fig. 12 shows the measured output voltage V_{ref} at room temperature for the 20 chips. The average value and standard deviation are 411 and 1.64 mV, respectively, and the variation coefficient σ/μ value is as small as 0.39%. The output voltage differences between the simulated and measured results in Figs. 5 and 11 were introduced by the process and mismatch variations. Fig. 13 shows the TC distribution for the 20 chips, and the




Fig. 13. Measured TC distribution of 20 chips.




Fig. 14. Measured line sensitivity of the proposed sub-BGR.





Fig. 15. Measured current consumption versus VDD of the proposed sub-BGR.

Fig. 16. Measured current consumption versus temperature when $VDDA = 1.8 \text{ V}$.

average value and standard deviation of TC are 33.7 and 8 ppm/ $^\circ\text{C}$, respectively.

Fig. 14 shows the measured output voltage versus the power supply from 0 to 1.8 V and the line sensitivity is 0.06%/V for 0.9–1.8 V supply. Fig. 15 shows the current consumption versus the power supply voltage, and the power consumption is 85 nW when the VDDA is 0.9 V. Fig. 6 shows the measured current consumption versus temperature when VDDA is 1.8 V, and the current decreases by about 60 nA when the temperature increases from -40°C to 125°C , since the bias current I_R has a negative TC. This is advantageous over the traditional designs, which usually have roughly exponentially increased power consumptions when the temperature increases [3], [8], [11]. The relatively small current variation with

TABLE II
MEASURED PERFORMANCES COMPARISON WITH OTHER WORKS

	This work	[1] ISSCC 2015	[3] TVLSI 2017	[4] ISSCC 2015	[6] VLSIC 2017	[7] JSSC 2013	[8] JSSC 2012	[11] TVLSI 2015
CMOS technology(nm)	180	350	180	130	180	180	130	180
Type	Sub-BGR	BGR	CMOS VR	Sub-BGR	Sub-BGR	Sub-BGR	CMOS VR	CMOS VR
Supply voltage (V)	0.9-2	1.4-3	1.1-1.8	0.5-1.5	0.8-1.6	0.7-1.8	0.5-3	0.15-1.8
Power consumption (nW)	85	29	4.6	32	37	52.5	0.002	0.026
VREF (mV)	411.86	1176	755	500	477	548	176	17.69
Variation coefficient σ/μ (%)	0.39	0.2	0.64	0.6	0.89	1.05	0.72	1.6
Temperature Range (°C)	-40~125	-10~110	-15~140	0~80	-20~120	-40~120	-20~80	0~120
Average TC (ppm/°C)	33.7	15	34	75	51.2	114	62	1462.4
Line Sensitivity (%/V)	0.06	0.198	0.28	2	0.04	N/A	0.033	2.03
PSRR (dB)								
@10Hz	-61	N/A	-9	-40	N/A	-75	-50.4	-64*
@100Hz	-44	N/A	N/A	N/A	-50	-56	-51.5	-64*
@1MHz	-46	N/A	-47	N/A	-19	-8.7	-62	-115*
Area (mm ²)	0.11	0.48	0.059	0.0264	0.034	0.024	0.0013	0.0012

*represents the simulation results




Fig. 17. Measured PSRR of the proposed sub-BGR.

temperature can also help with reducing the TC variation of the PTAT voltage. Fig. 17 shows the measured PSRR of the proposed circuit, and the PSRR is -61 , -40 , and -46 dB at 100 Hz, 10 KHz, and 1 MHz, respectively. The differences between the measured and simulated PSRRs are mainly due to the reduction of zero z_1 [14], caused by the joint effects of $g_{m4}r_{o4}$ variation, parasitic capacitance at node C, and output resistance of the OPA. A performance summary and comparison with the state-of-the-art works is listed in Table II. Compared to the works of CMOS voltage reference or sub-BGR circuits, this design achieves better balanced performances in terms of variation coefficient, temperature range, TC, and PSRR. It is worth mentioning that, the relatively large chip area in this implementation is mainly caused by the area of resistors $R1$ and $R2$ which takes 0.08 mm^2 , since the width of these resistors is designed to $1.5 \text{ }\mu\text{m}$. The width can be reduced to achieve smaller area with larger variation and mismatch of the resistance values. For example, if the width of $R1$ and $R2$ is reduced from 1.5 to $1 \text{ }\mu\text{m}$, then the total active area will be reduced from 0.11 to 0.05 mm^2 .

V. CONCLUSION

A 0.9-V $33.7\text{-ppm}/^\circ\text{C}$ sub-BGR generator implemented in $0.18\text{-}\mu\text{m}$ CMOS process has been presented. The proposed design employs MOS transistors working in subthreshold regions to achieve low voltage and low power operations. The proposed CTAT circuit consists of a vertical PNP BJT and two resistors to reduce the power. The improved PTAT circuit is made up by two cascaded sub-PTAT circuits with subthreshold transistors to reduce the power consumption without consuming large chip area. The PSRR computational formulas have been derived from the small signal model, which can help us optimize the circuits. The measured results verified the

good performances, which makes the proposed sub-BGR circuit very attractive for low-power applications.

REFERENCES

- [1] J. M. Lee *et al.*, "A 29 nW bandgap reference circuit," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2015, pp. 1–3.
- [2] Y. Ji, C. Jeon, H. Son, B. Kim, H.-J. Park, and J.-Y. Sim, "A 9.3 nW all-in-one bandgap voltage and current reference circuit," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 100–101.
- [3] Y. Liu, C. Zhan, and L. Wang, "An ultralow power subthreshold CMOS voltage reference without requiring resistors or BJTs," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 26, no. 1, pp. 201–205, Jan. 2018.
- [4] A. Shrivastava, K. Craig, N. E. Roberts, D. D. Wentzloff, and B. H. Calhoun, "A 32 nW bandgap reference voltage operational from 0.5 V supply for ultra-low power systems," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2015, pp. 1–3.
- [5] L. Liu, J. Mu, and Z. Zhu, "A 0.55-V, 28-ppm/°C, 83-nW CMOS sub-BGR with ultralow power curvature compensation," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 1, pp. 95–106, Jan. 2018.
- [6] M. Kim and S. Cho, "A 0.8 V, 37 nW, 42 ppm/°C sub-bandgap voltage reference with PSRR of -81 dB and line sensitivity of $51 \text{ ppm}/\text{V}$ in $0.18 \text{ }\mu\text{m}$ CMOS," in *Proc. Symp. VLSI Circuits*, Kyoto, Japan, Jun. 2017, pp. 144–145.
- [7] Y. Osaki, T. Hirose, N. Kuroki, and M. Numa, "1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V subbandgap reference circuits for nanowatt CMOS LSIs," *IEEE J. Solid-State Circuits*, vol. 48, no. 6, pp. 1530–1538, Jun. 2013.
- [8] M. Seok, G. Kim, D. Blaauw, and D. Sylvester, "A portable 2-transistor picowatt temperature-compensated voltage reference operating at 0.5 V," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2534–2545, Oct. 2012.
- [9] K. Ueno, T. Hirose, T. Asai, and Y. Amemiya, "A 300 nW, 15 ppm/°C, 20 ppm/V CMOS voltage reference circuit consisting of subthreshold MOSFETs," *IEEE J. Solid-State Circuits*, vol. 44, no. 7, pp. 2047–2054, Jul. 2009.
- [10] L. Magnelli, F. Crupi, P. Corsonello, C. Pace, and G. Iannaccone, "A 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference," *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 465–474, Feb. 2011.
- [11] D. Albano, F. Crupi, F. Cucchi, and G. Iannaccone, "A sub- $\kappa T/q$ voltage reference operating at 150 mV," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 8, pp. 1547–1551, Aug. 2015.
- [12] B. Razavi, *Design of Analog CMOS Integrated Circuits*. New York, NY, USA: McGraw-Hill, 2001.
- [13] H. Banba *et al.*, "A CMOS bandgap reference circuit with sub-1-V operation," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 670–674, May 1999.
- [14] L. Wang *et al.*, "Analysis and design of a current-mode bandgap reference with high power supply ripple rejection," *Microelectron. J.*, vol. 68, no. 10, pp. 7–13, Oct. 2017.