

# Additive Manufacturing: Metallurgy, Cut Analysis & Porosity



E*₩*IDENT

OLYMPUS

WILEY

The latest eBook from Advanced Optical Metrology. Download for free.

In industry, sector after sector is moving away from conventional production methods to additive manufacturing, a technology that has been recommended for substantial research investment.

Download the latest eBook to read about the applications, trends, opportunities, and challenges around this process, and how it has been adapted to different industrial sectors.



Check for updates

# Dual-Gated MoS<sub>2</sub> Memtransistor Crossbar Array

Hong-Sub Lee, Vinod K. Sangwan, William A. Gaviria Rojas, Hadallia Bergeron, Hye Yun Jeong, Jiangtan Yuan, Katherine Su, and Mark C. Hersam\*

Memristive systems offer biomimetic functions that are being actively explored for energy-efficient neuromorphic circuits. In addition to providing ultimate geometric scaling limits, 2D semiconductors enable unique gatetunable responses including the recent realization of hybrid memristor and transistor devices known as memtransistors. In particular, monolayer MoS<sub>2</sub> memtransistors exhibit nonvolatile memristive switching where the resistance of each state is modulated by a gate terminal. Here, further control over the memtransistor neuromorphic response through the introduction of a second gate terminal is gained. The resulting dual-gated memtransistors allow tunability over the learning rate for non-Hebbian training where the long-term potentiation and depression synaptic behavior is dictated by gate biases during the reading and writing processes. Furthermore, the electrostatic control provided by dual gates provides a compact solution to the sneak current problem in traditional memristor crossbar arrays. In this manner, dual gating facilitates the full utilization and integration of memtransistor functionality in highly scaled crossbar circuits. Furthermore, the tunability of long-term potentiation yields improved linearity and symmetry of weight update rules that are utilized in simulated artificial neural networks to achieve a 94% recognition rate of hand-written digits.

# 1. Introduction

The increasing demand for digital data processing and communication is pushing conventional computer architectures to their power consumption limits, resulting in the active development of energy-efficient alternative paradigms, such

Prof. H.-S. Lee, Dr. V. K. Sangwan, Dr. W. A. G. Rojas, Dr. H. Bergeron, Dr. H. Y. Jeong,<sup>[+]</sup> Dr. J. Yuan, K. Su, Prof. M. C. Hersam Department of Materials Science and Engineering Northwestern University Evanston, IL 60208, USA E-mail: m-hersam@northwestern.edu Prof. H.-S. Lee Department of Materials Science and Engineering Kangwon National University Chuncheon, Gangwon 24341, Korea Prof. M. C. Hersam Department of Chemistry Department of Electrical and Computer Engineering Northwestern University Evanston, IL 60208, USA

The ORCID identification number(s) for the author(s) of this article can be found under https://doi.org/10.1002/adfm.202003683. <sup>(+)</sup>Present address: MLCC Development 1 Team, Component Solution, Samsung Electro-Mechanics, Suwon, Gyeonggi-do 16674, South Korea

# DOI: 10.1002/adfm.202003683

as neuromorphic computing.<sup>[1]</sup> In turn, novel devices beyond complementary metal-oxide-semiconductor field-effect transistors are being pursued for hardware implementation of neuromorphic computing.<sup>[2]</sup> Among the most promising base elements of artificial neural networks (ANNs) are memristive devices and synaptic transistors.<sup>[1c,3]</sup> With large resistive switching ratios, these devices are not only useful as nonvolatile memory elements but also as neuromorphic systems that can store synaptic weights in ANNs with rapid updating (i.e., learning) and efficient classification (i.e., inference) functionality.<sup>[4]</sup> While a significant advantage of memristors is their scalability via crossbar arrays, this same architecture also imposes two major challenges.<sup>[3a,5]</sup> First, the learning rule (i.e., weight update scheme) is set in the material processing step with no further control during computation. Second, reliable access to individual nodes in a crossbar architecture requires a nonlinear (i.e., diode) or active (i.e., transistor) com-

ponent at each node, limiting scaling to the same level as conventional dynamic random access memory.

To overcome these challenges, novel memristive systems are being investigated, such as complementary resistive switching and the integration of synaptic transistors with diffusive memristors.<sup>[3d,6]</sup> However, synaptic transistors do not offer control over learning rate and require an additional element at each node for individual device access in a crossbar architecture since their nonvolatile resistance states are written by a gate bias and read by a drain current.<sup>[3d,7]</sup> Thus, despite being a three-terminal device, the gate terminal in a synaptic transistor is not available for additional tunability over the current-voltage characteristics. In contrast, an emerging candidate for neuromorphic hardware is the three-terminal memtransistor, where resistance states are controlled by resistive switching near the contacts via drain voltage pulses (i.e., nonvolatile operation) while the channel conductivity can be further modulated by a gate bias during reading (i.e., volatile operation).<sup>[8]</sup> This device is enabled by the weak electrostatic screening in 2D materials and van der Waals heterojunctions, which is a property that has been recently explored for tunable and biomimetic neuromorphic responses.<sup>[8a,b,9]</sup> In particular, monolayer MoS<sub>2</sub> has been specifically identified as a promising semiconductor by the International Technology Roadmap for Semiconductors due to a variety of attributes including favorable device metrics, stability, and scaling potential.<sup>[10]</sup>

Initial implementations of monolayer MoS2 memtransistors showed a variety of unique functionalities including multiterminal heterosynaptic responses that are enabled by its planar architecture.<sup>[8b]</sup> However, integration of these memtransistors into scalable crossbar array architectures has not been achieved. In addition, previous implementations of memtransistors have only utilized single gate electrodes and thus have not taken full advantage of the opportunities for dual gating that have been exploited in other devices based on 2D semiconductors.<sup>[11]</sup> Furthermore, current approaches to achieve linear and symmetric weight update rules that allow higher accuracy in neural networks<sup>[12]</sup> have relied on modifications to materials composition or complex voltage pulsing schemes, both of which limit overall performance and speed.<sup>[13]</sup> Recognizing these unfulfilled opportunities, we report here the fabrication, characterization, and integration of dual-gated monolayer MoS2 memtransistors into crossbar arrays. Dual-gated memtransistors provide facile control over a range of neuromorphic responses including multiple intermediate resistance states and gate-tunable long-term potentiation and depression synaptic behavior. This gate tunability enables improved linearity and symmetry of the synaptic response, which achieves efficient classification of hand-written digits using an ANN. In addition, dual gating allows for addressability of individual nodes in crossbar arrays without the sneak current and crosstalk issues that plague traditional memristor crossbar architectures. Since the two gate lines reside in separate processing layers, the dual-gate design possesses the same footprint and scaling limits of single-gated memtransistors. Overall, this work demonstrates that four-terminal dual-gated

www.advancedsciencenews.com

memtransistors enable unique neuromorphic functionality and crossbar array integration advantages compared to two-terminal memristors and three-terminal single-gated memtransistors.

# 2. Dual-Gated MoS<sub>2</sub> Memtransistor Characteristics

The two gates in dual-gated memtransistors can be conceptualized as modulatory terminals in biological neurons (Figure 1a,b), which provide non-Hebbian learning functionality, such as heterosynaptic plasticity and homeostatic plasticity.<sup>[14]</sup> These complex learning protocols are desired in ANNs to mitigate overshooting of individual synaptic weights and to achieve greater network stability during the training stage. Toward this end, dual-gated MoS<sub>2</sub> memtransistors were fabricated on polycrystalline monolayer MoS2 grown by chemical vapor deposition (CVD). The devices use a global bottom gate and local top gate as shown in Figure 1c. Specifically, polycrystalline monolayer MoS<sub>2</sub> was grown by CVD on doped Si substrates coated with 300 nm thick thermal oxide serving as the bottom gate dielectric. The quality of the monolayer MoS<sub>2</sub> was confirmed by atomic force microscopy, Raman microscopy, photoluminescence spectroscopy, and X-ray photoelectron spectroscopy (see Figures S1 and S2, Supporting Information). Source and drain electrodes were then patterned on the continuous MoS<sub>2</sub> film by electron-beam lithography, followed by etching of the MoS<sub>2</sub> into memtransistor channels via reactive ion etching. Atomic layer deposition (ALD) of Al<sub>2</sub>O<sub>3</sub> was



**Figure 1.** Architecture and characteristics of the dual-gated MoS<sub>2</sub> memtransistor. a) Schematic of synaptic connections between neurons with two modulatory terminals for controlled release of neurotransmitters. b) Electrical symbol of a dual-gated memtransistor where the two gates act as modulatory terminals. c) Schematic of the dual-gated MoS<sub>2</sub> memtransistor structure. The Si substrate acts as a global bottom gate and patterned Au acts as a local top gate. d) Gate-tunable memristive switching ( $V_D = \pm 30$  V) at various bottom gate biases ( $V_{BG}$ ) from -60 to 60 V with the top gate floating ( $L = 0.9 \,\mu$ m,  $W = 0.7 \,\mu$ m). The black arrow and number indicate the bias sweep sequence (clockwise switching). e) Transfer curve ( $V_D = 1$  V) as a function of  $V_{BG}$  for the low resistance state (LRS) and high resistance state (HRS) of the memtransistor. The arrows indicate the gate bias sweep sequence. f) Nonmonotonic tunability of the switching ratio ( $V_D = 1$  V) with respect to the top gate bias  $V_{TG}$  ( $V_{BG} = -60$  V). The error bars represent the standard deviation of 20 memtransistor devices.

used to deposit a top gate dielectric of 30 nm in thickness, followed by patterning of local top gate contacts (see Figure S3, Supporting Information).

DVANCED

SCIENCE NEWS \_\_\_\_\_

Figure 1d shows the bipolar resistive switching characteristics of the dual-gated MoS2 memtransistor at different bottom gate biases  $(V_{BC})$  with a floating top gate. The device channel dimensions of all individual and crossbar devices are identical (channel length,  $L = 0.9 \,\mu\text{m}$ ; channel width,  $W = 0.7 \,\mu\text{m}$ ). The device is initially in a low resistance state (LRS) and switches to a high resistance state (HRS) at forward bias (drain voltage  $V_D > 0$ ). This RESET process (i.e., switching from LRS to HRS) occurs during both sweeps 1 and 2 in Figure 1d. In contrast, the device undergoes a SET process (i.e., switching from HRS to LRS) at reverse bias  $(V_{\rm D} < 0)$ . It should be noted that SET and RESET do not require an electroforming process. As a result, dual-gated memtransistors show a pinched hysteresis loop in the clockwise direction at forward bias, in contrast to the counter-clockwise loops for singlegated MoS<sub>2</sub> memtransistors (bottom gate or top gate).<sup>[8b,9c]</sup> It should be noted that the large memristive loop (Figure 1d) with minimal bottom gate bias hysteresis (Figure 1e; and Figure S4, Supporting Information) also distinguishes a memtransistor from a synaptic transistor.<sup>[7c,9g]</sup> Both the direction of switching and the rectification polarity suggest that the dominant resistive switching is occurring at the forward-biased Schottky diode (for  $V_D > 0$  V) near the drain contact as opposed to the reverse-biased Schottky diode near the source contact that was observed in single-gated memtransistors.<sup>[8b]</sup> The opposite switching direction between single-gated and dual-gated memtransistors likely originates from resistive switching occurring at opposite electrodes (source vs drain) as will be discussed in more detail below.

The low-bias transconductance and threshold voltage ( $V_{TH}$ ) undergo substantial changes between HRS and LRS. In LRS, the dual-gated memtransistor does not turn off even at  $V_{BG} = -60$  V, while no measurable current was observed in HRS up to  $V_{BG}$  = 40 V. The RESET and SET operations were also achieved with lower operating voltages ( $V_{\rm D} = \pm 30$  V) than previously reported single-gated memtransistors ( $V_D = \pm 50 \text{ V}$ ),<sup>[8b]</sup> as would be expected for the smaller L (<1  $\mu$ m) and thinner top gate dielectrics compared to previous single-gated memtransistors (L = 5–15  $\mu$ m).<sup>[8b]</sup> The top gate voltage (V<sub>TG</sub>) further controls the resistive switching ratio in a nonmonotonic fashion (Figure 1f). On the other hand, the resistive switching ratio increases with  $V_{BG}$ , which is the opposite of the gate-tunability observed in single-gated memtransistors (Figure S5, Supporting Information).<sup>[8b]</sup> This opposite behavior is explained by a different switching mechanism as discussed below. The hysteresis is maximum at  $V_{TG}$  = 4 V and decreases for  $V_{TG}$  < 4 V due to the overall smaller drain current in the subthreshold regime. The hysteresis decreases for  $V_{TG} > 4$  V because an overall decreased Schottky barrier height in the accumulation regime also results in a smaller modulation of the barrier height during memristive switching.

Scaling to smaller L (and lower  $V_D$ ) in these memtransistors is enabled by the smaller average grain size ( $\approx 1 \, \mu m$ ) in this case (see the Supporting Information). However, the operating voltage is not expected to scale linearly with L due to the dominance of thermionic emission and space-charge effects near the Schottky contacts. Further scaling could be achieved by growing even smaller grains or patterning postgrowth lattice defects as has been shown with focused ion-beam irradiation for  $MoS_2$  memtransistors on single-crystal flakes.<sup>[15]</sup> Point defects are also known to play a critical role in vertical memristors based on monolayer, bilayer, and few-layer  $MoS_2$ .<sup>[16]</sup> The detailed role of lattice point defects in the memristive *I*–*V* characteristics of  $MoS_2$  devices can likely be revealed by atomically resolved in situ scanning tunneling microscopy.<sup>[8a,18]</sup>

The dual-gated MoS<sub>2</sub> memtransistors show excellent cycle-tocycle endurance, as shown by the tight distribution of switching characteristics for 250 bias sweeps (Figure 2a) and stable resistance values in HRS and LRS (Figure 2b). The I-V characteristics do not pass through  $V_{\rm D} = I_{\rm D} = 0$  in Figures 1d and 2a, which is a result of a mem-capacitive effect that is known to induce a pinched hysteresis loop in the charge-voltage plot as opposed to the current-voltage plot.<sup>[19]</sup> This mem-capacitive effect is expected near the metal contacts as has been previously observed in MoS<sub>2</sub> memristors<sup>[20]</sup> and single-gated MoS<sub>2</sub> memtransistors.<sup>[8b]</sup> Figure S6 (Supporting Information) shows the endurance of a dual-gated MoS<sub>2</sub> memtransistor through its final breakdown event. In this case, the endurance is limited by the large applied biases (±30 V) chosen to maximize the switching ratio but also approach the breakdown voltage of the top-gate. In practice, the bias range would be limited to improve endurance while still maintaining a switching ratio within an acceptable range for neuromorphic applications. Characterization of 54 memtransistors showed qualitatively similar behavior with low variability in switching ratio among the tested devices (discussed in Figure 5). The endurance of the same memtransistor at different  $V_{BG}$  values ranging from 60 to -60 V further shows minimal deviation for the intermediate resistance states that are accessible through bottom gate bias modulation (Figure S7, Supporting Information). Both the HRS and LRS states show long retention with extrapolated switching ratios over 10<sup>2</sup> on the timescale of years (Figure 2c; and Figure S8, Supporting Information). Intermediate resistance states between HRS and LRS can also be achieved through voltage pulsing with similarly stable retention behavior (Figure 2d). Further estimates of the intrinsic timescale of memory states can be made by long-term temperature-dependent retention measurements, as has been done for metal-oxide memristors.<sup>[21]</sup> It should be noted that the utility of intermediate states in networks of memtransistors also relies on low device-to-device variability.<sup>[3d]</sup> However, dual-gated MoS<sub>2</sub> memtransistors have the advantage of fine-tuning the resistance states via gate bias pulses to offset variability in the long-term memory.

Next, we discuss the potential switching mechanisms. As previously mentioned, the clockwise switching direction and its inverted rectification polarity are consistent with dominant resistive switching at the drain electrode. Since the devices do not show gate leakage current (<0.2 nA) for HRS or LRS while sweeping either  $V_{BG}$  or  $V_{TG}$  after high-bias memtransistor measurements (Figure S9, Supporting Information), dielectric breakdown and direct tunneling between the channel and gate electrodes can be ruled out during switching. However, a drain bias of 30 V could potentially produce a sufficiently high electric field to inject electrons into the mid-gap states of the Al<sub>2</sub>O<sub>3</sub> top dielectric that are just above the MoS<sub>2</sub> conduction band edge.<sup>[22]</sup>

www.advancedsciencenews.com

DVANCED



**Figure 2.** Endurance and retention characteristics of dual-gated  $MoS_2$  memtransistors. a) A plot of 250 full switching cycles at  $V_{BG} = 0$  V and  $V_{TG} = 0$  V. b) Corresponding LRS and HRS values for the 250 full switching cycles of part a).  $I_D$  values were extracted at  $V_D = -2$  V to avoid the nonzero crossing at  $V_D = 2$  V that resulted in negative  $I_D$ . c) Retention behavior of the LRS and HRS states for 24 h where the device was measured at  $V_D = 2$  V every 10 s (see Figure S8 for retention time extrapolation, Supporting Information). d) Retention behavior of ten distinct resistance states during the long-term depression (LTD) of a dual-gated memtransistor. The data labeled as "1" and "10" in the legend are the LRS and HRS states, respectively. The current,  $I_D$ , was measured at  $V_D = 2$  V. All subsequent current levels (2–10) were measured at the same  $V_D$  bias after writing with 1 ms wide pulses of  $V_D = 20$  V.  $V_{TG} = V_{BG} = 0$  V during reading and writing operations.

the dual-gated devices show distinct charge transport regimes (Figure 3) in contrast to the gradual changes in  $I_{\rm D}$  observed during switching of single-gated MoS<sub>2</sub> memtransistors.<sup>[8b]</sup> The distinct segments of the I-V curves exhibit well-defined power-law behavior (i.e.,  $I \propto V^{m}$ ) with clear transition points (i.e., kinks) reminiscent of complex oxide memristors.<sup>[23]</sup> Here, the absence of low-bias ohmic behavior (where  $m \approx 1$ ) is explained by the nonzero-crossing behavior resulting from mem-capacitive effects near the contacts. An exponent m = 2can be explained by both space-charge-limited current (SCLC) without any traps or with a single shallow trap state, whereas an exponent m > 2 corresponds to an exponential density of trap states as observed in MoS<sub>2</sub> transistors.<sup>[24]</sup> Thus, the  $I \propto V^2$ behavior transitions to a trap-filled limit (TFL) of  $I \propto V^{12.5}$  at a high bias ( $V_D \approx 10$  V at HRS during both SET and RESET processes), where the field is large enough to access deeper traps within MoS<sub>2</sub> or Al<sub>2</sub>O<sub>3</sub> (Figure 3).<sup>[23a]</sup> Once most of the traps are filled, the transport resembles the trap-free case of Child's law such that the I-V characteristic reverts to a smaller value of m = 4-6 at higher biases ( $V_D > 15$  V). This high bias asymmetry  $(I \propto V^4 \text{ in forward vs } I \propto V^6 \text{ in reverse bias})$  suggests different kinetics of trap filling and emptying that is ultimately responsible for the memristive loop.<sup>[23a]</sup>

Clockwise switching results from resistive switching occurring at forward-biased Schottky contacts in the dual-gated memtransistor. Growth of high- $\kappa$  metal-oxide dielectrics is known to increase electron doping of MoS2 (and other transition metal dichalcogenides)<sup>[22,25]</sup> resulting in doping-induced lowering of the Schottky barrier height.<sup>[26]</sup> Thus, devices start in LRS and gradually switch to HRS through reversible changes near the drain contact for  $V_D > 0$  V and source contact for  $V_D < 0$  V. Indeed, SCLC and TFL currents during resistive switching in symmetric Pt/TiO2/Pt memristors are correlated with filamentary switching near the anode electrode (i.e., the drain electrode in memtransistor).<sup>[23b]</sup> The polarity of rectification (overall higher currents for  $V_D > 0$  V compared to  $V_{\rm D}$  < 0 V) contrasts that of a conventional Schottky transistor and single-gated memtransistor, suggesting current bottlenecks occurring at the forward-biased contacts.<sup>[8b]</sup> Two additional pieces of evidence corroborate this mechanism: 1) nonzerocrossing in  $I_D-V_D$  characteristics occurs at  $V_D > 0$  V in dualgated memtransistors as opposed to  $V_{\rm D} < 0$  V in single-gated





**Figure 3.** a) Top: Schematic diagram showing a Schottky contact and  $MoS_2$  band-bending near the drain electrode in LRS.  $E_f$  is the Fermi energy level. Bottom: Log–log plot of  $I_D-V_D$  characteristics of a dual-gated  $MoS_2$  memtransistor in forward bias ( $V_D > 0$ ) showing different transport regimes during resistive switching between LRS and HRS ( $V_{BG} = 0 V$  and  $V_{TG} = 0 V$ ). The power-law behavior ( $I-V^m$ ) is shown at different segments of the curves. b) Top: Schematic diagram showing the increased space-charge region near the drain electrode in HRS. Bottom: Log–log plot of absolute values of  $I_D$  and  $V_D$  of the same device in reverse bias ( $V_D < 0$ ) showing different transport regimes during resistive switching between HRS and LRS.

memtransistors (Figures 1d and 2a);<sup>[8b]</sup> 2) memristive switching ratio increases (decreases) with  $V_{BG}$  in dual-gated (single-gated) memtransistors (Figure S5, Supporting Information).

Physically, the reversible changes near the drain contact could include defect migration within MoS<sub>2</sub> or charge trapping in MoS<sub>2</sub> or Al<sub>2</sub>O<sub>3</sub> as they all could contribute to the TFL transport regimes. Indeed, ALD-grown amorphous Al<sub>x</sub>O<sub>y</sub> has been shown to have mid-gap states slightly above the MoS<sub>2</sub> conduction band and is accessible for trapping at relatively low biases.<sup>[22]</sup> Thermally assisted charge trapping in the oxide has also been shown to induce nonvolatile memory effects.<sup>[27]</sup> On the other hand, recent computational work on MoS2 memtransistors also predicts that the diffusion barrier of sulfur vacancies in MoS<sub>2</sub> can be as low as 0.68 eV, resulting in a significant hopping rate (>10<sup>2</sup> s<sup>-1</sup>) that increases rapidly with increasing temperature.<sup>[9c]</sup> Similarly, local Auger electron spectroscopy of MoS<sub>2</sub> memristors demonstrated decreased sulfur content near contacts during switching.<sup>[9d]</sup> The net outcome is a significant space-charge region near the drain contact that induces bandbending in MoS<sub>2</sub> at zero drain bias, ultimately resulting in nonvolatile memristive switching (Figure 3).

# 3. Gate-Tunable Plasticity

In biological systems, the synaptic connections between neurons are strengthened through repeated firing, and similar concepts are used to train spiking neural networks. However, it is also understood that modulatory terminals in biological systems further control the synaptic connections.<sup>[14a,b,28]</sup> Similarly,

the two gate terminals in dual-gated memtransistors provide electrostatic control over synaptic learning behavior. As shown in Figure 4, tunable learning is achieved in long-term potentiation (LTP) and long-term depression (LTD) for dual-gated memtransistors, where V<sub>D</sub> pulses of 1 ms period are applied and the postsynaptic current  $(I_{PSC} = I_D)$  is measured between pulses. For simplicity, the top gate is grounded in all measurements, while the bottom gate voltage is controlled during the reading and writing operations (in principle, these roles of the bottom and top gates can be reversed). As expected from the direction of switching (Figure 1d), positive  $V_{\rm D}$  pulses induce LTD and negative  $V_{\rm D}$  pulses induce LTP. For LTD, the memtransistor is subjected to  $V_{\rm D}$  pulses (20 V) at different  $V_{\rm BG}$  writing voltages  $V^{W_{BG}}$ , and the changed resistance states are probed at a low bias ( $V_{\rm D} = 1$  V) at different  $V_{\rm BG}$  reading voltages  $V_{\rm BG}^{\rm R}$ (Figure 4a). Figure 4b,c shows two writing operations at  $V_{BG}^{W}$  = 60 and -60 V, respectively, where each state was further read at a different  $V_{BG}^{R}$  ranging from 60 to 0 V. For  $V_{BG}^{W} = V_{BG}^{R}$ 60 V,  $I_{PSC}$  is reduced by 100-fold in just 10 pulses (Figure 4b). In contrast, for  $V_{BG}^{W} = -60$  V and  $V_{BG}^{R} = 60$  V,  $I_{PSC}$  decreases only by a factor of two for the same number of pulses (Figure 4c). It should be noted that a slower learning rate for negative  $V^{\!\rm W}_{\phantom{\rm BG}}$  in Figure 4c is opposite to what would be expected from previous single-gated memtransistors that show a larger switching ratio at negative V<sub>BG</sub> values.<sup>[8b]</sup> In particular, dual-gated memtransistors show the opposite trend with a smaller switching ratio at negative V<sub>BG</sub> values (Figure 1d; and Figure S5, Supporting Information), and overall ON and OFF currents that are lower for negative  $V_{BG}$  values. A smaller current and limited resistive switching during negative  $V^{W}_{BG}$  pulses are expected to induce a







**Figure 4.** Tunable long-term potentiation and depression of  $MoS_2$  dual-gated memtransistors. a) Pulsing scheme for long-term depression (LTD) at various  $V_{BG}$  values during the writing operation ( $V^{W}_{BG}$ ). The device was read at  $V_D = 1$  V and various  $V_{BG}$  values during the reading operation ( $V^{R}_{BG}$ ). Construction  $V_{BG}^{R}$  and  $V_{D} = 1$  V and various  $V_{BG}$  values during the reading operation ( $V^{R}_{BG}$ ). The device was read at  $V_D = 1$  V and various  $V_{BG}$  values during the reading operation ( $V^{R}_{BG}$ ). Construction  $V^{R}_{BG}$ -dependent LTD behavior at  $V^{W}_{BG} = 60$  and -60 V, respectively. d) Pulsing scheme for long-term potentiation (LTP) at  $V^{W}_{BG}$  during the writing operation. e,f)  $V^{R}_{BG}$ -dependent LTP behavior at  $V^{W}_{BG} = 60$  and -60 V, respectively. The legend to the right of (e) corresponds to all plots in this figure.  $V_{TG}$  was grounded throughout the LTD and LTP measurements. Exponential fits to the LTD and LTP curves in (b) and (e) are provided in Figure S10 (Supporting Information).

smaller degree of defect rearrangement near the drain contact, resulting in a slower learning behavior. Thus, the initial current values are comparable in Figure 4b,c due to the same  $V^{R}_{BG}$  values, but they evolve differently with pulsing due to different  $V^{W}_{BG}$  values.

Similar tunable learning is achieved in LTP using 10 pulses of  $V_{\rm D}$  = -10 V (Figure 4d). The devices show a  $\approx$ 100-fold increase in  $I_{PSC}$  for  $V^{W}_{BG} = V^{R}_{BG} = 60$  V, and only a twofold increase for  $V_{BG}^{W} = -60$  V and  $V_{BG}^{R} = 60$  V. Thus, LTP effectively regains the original synaptic strength before LTD operation for a comparable number of pulses. The learning rate changes monotonically with decreasing  $V^{W}_{BG}$  as shown by the intermediate cases with  $V^{W}_{BG} = 0$  V (Figure S10a,b, Supporting Information). Reading at different  $V_{BG}^{R}$  changes the absolute  $I_{PSC}$  values, but the overall learning rates are not affected significantly as shown by the exponential fits in Figure S10c,d (Supporting Information), where the characteristic decay and growth rates remain approximately constant. A smaller magnitude  $V_{\rm D}$  pulse is needed for writing in LTP (-10 V) than LTD (20 V) due to the asymmetric  $I_{\rm D} - V_{\rm D}$  characteristics of memtransistors (Figure 1d).

We emphasize that reading the resistance state at different  $V^{R}_{BG}$  values does not change the intrinsic nonvolatile resistance of the device, as expected from the lack of hysteresis in the

 $I_{\rm D}-V_{\rm BG}$  characteristics (Figure 1e). This decoupling of reading and writing operations is one of the key advantages of dualgated memtransistors since the nonvolatile memristive states remain unperturbed by  $V^{R}_{BG}$  during the reading operations. However, the total device current can still be modulated by the gate biases during reading by modulating the resistance of the transistor response of the memtransistor. The energy consumption for learning steps in Figure 4 is in the range of 2 pJ to 2 nJ per operation for  $V_{BG}^{W}$  from -60 to 60 V. In conventional crossbar arrays, the energy consumption scales with crossbar array size due to sneak current issues. In contrast, dual-gated memtransistor crossbar arrays are expected to minimize this excess energy consumption by minimizing sneak currents, providing another key advantage over conventional architectures. A multilevel memory effect is also demonstrated by the retention behavior of 10 distinct intermediate resistance states during an LTD operation (Figure 2d), which show qualitatively similar retention behavior as the LRS and HRS states in Figure 2c. All learning demonstrations were performed with 1 ms pulses since the speed of the memtransistors is expected to be limited by the parasitic capacitance from the global bottom gate and large metal pads used for probing (RC time constant > 10  $\mu$ s). Here, global bottom gates are readily obtained from direct growth of MoS<sub>2</sub> on oxidized Si wafers, but the bottom gates

ADVANCED SCIENCE NEWS www.advancedsciencenews.com

could also be prepatterned by exploiting transfer methods for  $MoS_2$ , thus providing a pathway to higher operating speeds.

# 4. Minimizing Sneak Currents

Compared to the lateral geometry of memtransistors, an apparent advantage of conventional vertical memristors is their small footprint in crossbar arrays.<sup>[5]</sup> However, accessing individual nodes in memristor-based crossbars is a challenging task due to sneak currents, and thus the small footprint is typically compromised by at least one additional circuit element at each node.<sup>[3a]</sup> The integration of a Schottky diode or a threshold switch directly with a memristor (i.e., the one-selector-onememristor 1S1M approach) can achieve sufficiently high nonlinearity at low biases for effective addressing in small crossbar arrays through customized reduced-voltage pulsing schemes (e.g., V/2 or V/3 schemes).<sup>[29]</sup> However, regardless of nonlinearity quality, the sneak current through neighboring nodes increases with increasing crossbar size for the 1S1M approach, compromising the energy efficiency and access time.<sup>[30]</sup> Consequently, one-transistor-one-memristor (1T1M) structures are preferred since the sneak current is much lower and does not scale with crossbar size.<sup>[12c,30c,31]</sup> Nevertheless, since memristive components in 1T1M are still limited to two terminals, tunable learning response has not yet been achieved,<sup>[32]</sup> thus motivating efforts to integrate dual-gated memtransistors into crossbar arrays.

For dual-gated memtransistor crossbar fabrication, drain bit and source lines (electrode width  $\approx 3 \mu m$ , interline gap  $\approx 0.9 \,\mu\text{m}$ ) were patterned on MoS<sub>2</sub> followed by etching of MoS<sub>2</sub> channels ( $L \approx 0.9 \,\mu\text{m}$ ,  $W \approx 0.7 \,\mu\text{m}$ ) (see Figure S3, Supporting Information). A 30 nm thick Al<sub>2</sub>O<sub>3</sub> dielectric layer was then grown by ALD. The top gate word lines (width  $\approx$ 1.3 µm) were fabricated in the transverse direction to overlap the MoS<sub>2</sub> channels that define the nodes in a  $10 \times 9$  (column, row) crossbar array (Figure 5a-d) with the underlying Si substrate serving as a global bottom gate. Additionally, we also fabricated  $1 \times 9$ crossbar arrays for the rapid testing of dual-gated memristors with the same channel dimensions of  $0.9 \times 0.7 \,\mu\text{m}^2$  (Figure S3, Supporting Information). A histogram from 34 memtransistors shows a mean switching ratio exceeding 10<sup>3</sup> with more than 90% of the devices showing a switching ratio larger than 500 (Figure 5e). While thickness variation in the CVD MoS<sub>2</sub> film (Figure S2b, Supporting Information) can contribute to device-to-device variability, its effect can be mitigated through further optimization of uniformity in MoS2 monolayer growth.<sup>[33]</sup>



**Figure 5.** Architecture of the dual-gated MoS<sub>2</sub> memtransistor crossbar array. a) Schematic illustration of a dual-gated MoS<sub>2</sub> memtransistor crossbar array with global silicon bottom gate (word line 1, WL1) and local top gate electrodes (word line 2, WL2) running perpendicular to the drain and source electrodes (bit line B and source line S). b) Diagram of the dual-gated memtransistor crossbar array. The optional local bottom gate electrodes (WL1) are shown to further reduce parasitic capacitance during reading and writing operations. Mux stands for multiplexer. c) False-colored scanning electron microscopy (SEM) image of a 10 × 9 crossbar array. The horizontal electrodes (source and drain) are the alternating B line and S line, and the vertical electrodes (top gate) are WL2. The blue color region indicates the Al<sub>2</sub>O<sub>3</sub> oxide layer as the top gate dielectric. d) Zoomed-in SEM image of the active area indicated by the red rectangle in (c). e) Histogram of the switching ratio of 34 MoS<sub>2</sub> memtransistors in 1 × 9 arrays (Figure S3f, Supporting Information) at  $V_D = 1$  and  $V_{BG} = V_{TG} = 0$  V.





**Figure 6.** Disturbance test and sneak current characteristics of the dual-gated MoS<sub>2</sub> memtransistor crossbar array. a) Writing operation of device 1 in the crossbar using  $V_D$  pulses (1 ms) of 20 and -20 V for switching to HRS and LRS, respectively. All top gate lines except TG<sub>1</sub> ( $V_{TG1} = 10$  V) are floating during writing. For the disturbance test, TG<sub>2</sub> was biased at 10 V and all other TG lines were kept floating. b) False-color SEM image of device 1 and device 2 used in the disturbance test. c,d) Resistance changes of HRS and LRS of the selected device 1 with respect to time (reading conditions,  $V_D = 1$  V,  $V_{TG1} = 5$  V), respectively, after 1st, 2nd, 3rd, and 4th switching events at device 2 ( $V_{TG2} = 10$  V).

A disturbance test of the crossbar array was conducted at  $V_{\rm BG}$  = -60 V, which minimizes the read currents in all of the memtransistors (<10 pA, instrument noise floor) except for devices under the selected top gate line ( $V_{TG} = 10$  V). During this test, all other top gate word lines are kept floating. A  $V_{\rm D}$ pulse of 20 or -20 V is then applied to the selected drain bit line to switch the device labeled as "device 1" in Figure 6 into HRS or LRS, respectively (Figure 6a,b). Even though all memtransistors in the selected bit line receive the same  $V_{\rm D}$  pulse, only device 1 experiences the learning response at  $V_{BG} = -60$  V. This result is confirmed in a subsequent disturbance test where the device labeled as "device 2" in Figure 6 was selected by the top gate word line 2, and HRS and LRS switching was performed by V<sub>D</sub> pulses. Following fourfold LRS switching of device 2, HRS of device 1 was again read at a low drain bias ( $V_D = 1$  V), which revealed that the current in HRS was essentially unchanged other than a small initial change in resistance after the first test (Figure 6c). Similarly, LRS of device 1 was also unaffected by HRS switching of device 2 (Figure 6d). The test can be extended to next nearest neighbor devices, which shows a similar relative change in the device current after disturbance pulses even though absolute current values differ from device to device (Figure S11, Supporting Information) Together, these two tests verify that device 1 and device 2 can be written and read independently, and thus dual-gated memtransistors circumvent the sneak current issue of conventional memristor-based crossbar arrays. In summary, the application of  $V_{BG} = -60$  V suppresses the read currents through the field-effect transistor response of the memtransistor without changing the nonvolatile memristive resistance states of the memtransistors in the crossbar array. This isolation of nonvolatile states and read currents without additional elements at each node is the enabling advantage of dual-gated memtransistors or synaptic transistors.<sup>[3d]</sup>

To highlight broader implications, we compare dual-gated memtransistor crossbar arrays with conventional 1T1M architectures, as outlined in Figure S12 (Supporting Information). The simplest 1T1M architecture has dedicated source lines, bit lines, and word lines for each node (Figure S12a, Supporting Information).<sup>[12c]</sup> The conventional 1T1M architecture is different from ReRAM passive crossbar arrays (with or without selectors) where voltage and current lines fan-out



orthogonally.<sup>[6b]</sup> Alternatively, bit lines can be rotated by 90° to minimize the sneak current in pseudocrossbar arrays (Figure S12b, Supporting Information).<sup>[12c]</sup> The bit lines can also be shared by neighboring 1T1M nodes to increase areal density (Figure S12c, Supporting Information).<sup>[30c]</sup> On the other hand, in a  $M \times N$  dual-gated memtransistor crossbar array, the source line (S<sub>i</sub>) and bit line (drain electrode, D<sub>i</sub>) can be shared by the neighboring memtransistors in columns i/i+1 and i+1/i+2, respectively, (except when i = 1, M), since neighboring columns can be further isolated by the bottom gate (word line 2) that runs orthogonal to the top gate (word line 1) (Figure 6b; and Figure S12d, Supporting Information). The key novelty is that monolayer MoS2 memtransistors allow dual gates that can be fabricated on both sides, resulting in the overall bit and source line density being reduced by approximately a factor of two compared to the 1T1M architecture in Figure S12a (Supporting Information).[31b,34]

The scaling argument for conventional two-terminal memristors relies on the nanometer-scale thickness of the vertical channel. In contrast, lateral channels are commonly considered antithetical to similar scaling lengths. However, atomically thin channels allow better electrostatic control compared to bulk semiconductors and in principle nanometer-scale gate lengths are possible.<sup>[35]</sup> In addition, since the two additional gate lines occupy space in different layers, dual-gating itself is not expected to compromise the scaling limits of 2D materials.<sup>[10]</sup> Furthermore, dual gates are essential to concurrently achieving tunable learning and low sneak currents. Previous single-gated memtransistors could not achieve both of these functions in crossbar arrays.<sup>[8b]</sup> Moreover, monolayer MoS<sub>2</sub> can achieve extremely low OFF currents below the instrumentation noise floor, which intrinsically minimizes parasitic power consumption in large crossbar arrays. By employing other best practices from MoS<sub>2</sub> transistors, such as the replacement of metal lines with van der Waals metals or graphene,<sup>[10]</sup> additional improvements in dual-gated MoS<sub>2</sub> memtransistor performance can be expected as these devices are pushed to their scaling limits. Finally, since the gate lines completely overlap the source and drain electrodes, the leakage current may increase in larger crossbar arrays. However, this issue can be avoided by a simple variation in processing steps. For example, an additional metal-oxide insulation layer can be deposited on top of the source/drain electrodes after the metallization step but before the liftoff step, as has been shown previously in self-aligned heterojunction transistors.<sup>[11,36]</sup>

# 5. Artificial Neural Network Demonstration

Finally, we utilize gate tunability to achieve a linear and symmetric synaptic response, which provides clear benefits in the training of ANNs. Training of neural networks based on memristive synapses can be limited by nonlinear and asymmetric learning behaviors despite their relative roles in different learning algorithms.<sup>[12,37]</sup> In conventional neuromorphic learning algorithms, linear and symmetric weight update rules not only enable higher accuracy in classification tasks, but can also simplify the training process by enabling blind update protocols.<sup>[12b,13a,b]</sup> Several approaches have been previously employed to improve the linearity and symmetry of two-ter-

#### www.afm-journal.de

minal memristors, including modifying pulse writing schemes in organic electrochemical transistors,<sup>[13c]</sup> designing multilayer floating gates in MoS<sub>2</sub> synaptic transistors,<sup>[38]</sup> controlling filament saturation in epitaxial SiGe memristors,<sup>[39]</sup> and using an additional tunnel barrier or different contact metals in metaloxide memristors.<sup>[13a,b]</sup> Broadly, these approaches either modify the device materials in a manner that introduces other device performance tradeoffs or require changes to the pulsing protocol that complicates time-domain multiplexing during training.

In contrast, dual-gated memtransistors improve linearity and symmetry in long-term plasticity via independent access of the gate and drain electrodes during writing and reading operations. To gauge the performance of these devices in network computation, we simulated the supervised learning of a multilayer perceptron (MLP) ANN trained in the recognition of handwritten digits using the MNIST dataset (Figure 7a).<sup>[40]</sup> The first layer of the MLP is composed of an input layer with  $28 \times 28$  (784) input neurons, where each input neuron corresponds to a pixel in the input images. These input neurons are fully connected to the subsequent hidden layer of 300 neurons that utilize a bias neuron and the ReLU activation function. The final layer of ten output neurons (fully connected to this hidden layer) is used to classify each of the ten possible digits in the MNIST data set during training and testing. Training is performed using all 60 000 training images from the MNIST data set for 100 epochs (i.e., 6 million training images) in a randomized order using backpropagation with gradient descent.<sup>[41]</sup> The recognition rate (i.e., accuracy of classification) is calculated after every epoch of training using all 10 000 testing images from the MNIST data set to assess the performance of the ANN.

In the simulated ANN, the long-term plasticity of dualgated MoS<sub>2</sub> memtransistors is used to store trained synaptic weights for each layer. The linearity and symmetry of LTP and LTD behavior are improved by dynamic tunability of different learning rates using different  $V^{W}_{BG}$  and  $V^{R}_{BG}$  pulses (Figure 7b). For example, by writing with  $V_D = -15$  V pulses at  $V_{BG}^W = -20$  V during LTP and with  $V_{\rm D} = 15$  V pulses at  $V_{\rm BG}^{\rm W} = 0$  V during LTD, plasticity behavior becomes closer to an ideal linear and symmetric learning rule desired in ANNs (Figure 7b). It should be noted that this linear learning behavior is obtained by tuning only the bottom gate bias, thereby leaving the top gate lines available for node selection during hardware operation. The proposed hardware implementation of the ANN from Figure 7a is outlined in Figure 7c.<sup>[39,42]</sup> Drain and source electrodes of the memtransistors are used as bit and source lines, forming a crossbar architecture to read the resistance state at each node (via MUX and using  $V_{BG}^{R}$  pulse at word line 1). Then, the desired increment in the weight is calculated at each step of training (Figure 7c; and Figure S12d, Supporting Information), and the weight is updated using concurrent  $V_{\rm D}$  and  $V_{\rm BG}^{\rm W}$ pulses. Importantly, word line 2 (top gate) allows individual access to memtransistors by minimizing the sneak current. The present MLP uses two memtransistors on neighboring columns in order to achieve positive and negative weight values, similar to previously reported schemes used in conventional memristor crossbars.<sup>[37,43]</sup> In an ideal case, synaptic weights would be stored and read with complete accuracy. However, practical devices for hardware implementation of synaptic weight storage www.advancedsciencenews.com



**Figure 7.** Application of the linear and symmetric synaptic response of dual-gated MoS<sub>2</sub> memtransistors in a simulated ANN. a) The ANN is trained to perform the classification of MNIST handwritten digits using backpropagation. Each input neuron corresponds to a unique pixel in the image. A pair of dual-gated MoS<sub>2</sub> memtransistors was used to represent each synaptic weight (w) between fully connected neurons in the input, hidden, and output layers. b) Circuit block diagram of the hardware implementation of the ANN in a) using dual-gated memtransistor crossbar synapses. The device resistance is read via source lines. Weight updates are accomplished by pulsing bit lines (drain) and word line 1 (bottom gate). Word line 2 (top gate) is used to minimize the sneak current. MUX = multiplexer; ADC = analog-to-digital converter. Two neighboring memtransistors of a dual-gated box, with conductance levels  $w_p$  and  $w_m$ , are used to store a synaptic weight,  $w = w_p - w_m$ . c) Linearity of the LTP and LTD characteristics of a dual-gated memtransistor synapse. The LTP pulsing scheme is  $V_D = -15$  V pulses for 1 ms at  $V^W_{BG} = -0$  V. The device conductance (G) is read at  $V_D = 1$  V and  $V^R_{BG} = 0$  V. Solid lines represent ideal linear and symmetric synaptic responses. d) Recognition rate of the simulated ANN using experimental data from (c) achieves an accuracy of 94% in 100 epochs, which is within 3% of the ideal case. The inset shows zoomed in data from the main plot in (d).

present a finite number of conductance states, limiting the precision of stored weight values. A nonideal memtransistor read noise of 10% (Figure 2d) is also simulated during training. Figure 7d shows the performance of an MLP ANN for the ideal case and compares it with the dual-gated MoS<sub>2</sub> memtransistor implementation. The MLP ANN using memtransistors achieves an average recognition rate of 94%, which is only 3% lower than the ideal case. Additionally, our trained MLP ANN using dualgated MoS<sub>2</sub> memtransistors achieves a recognition rate comparable with the current state-of-the-art, highlighting that the improvements in crossbar architecture do not compromise neuromorphic learning performance.<sup>[39]</sup>

# 6. Conclusion

In conclusion, we have introduced dual-gated  $MoS_2$  memtransistors as four-terminal neuromorphic devices that enable gate-tunable learning and efficient integration into crossbar architectures. Small grains in CVD-grown  $MoS_2$  allowed memtransistors with active channel dimensions less than 1 µm and energy consumption per switching cycle as low as 2 pJ. Further reduction in power can likely be achieved with thinner bottom and top gate dielectrics and smaller channel geometries (using smaller grain sizes or patterned lattice defects). The clockwise bipolar resistive switching cycle is explained by the space-charge region near



the forward-biased contact, as opposed to the reverse-biased Schottky contact that is dominant in single-gated memtransistors. In addition to conventional synaptic transistors.<sup>[9d,44]</sup> single-gated memtransistors and dual-gated neuristors have also been recently reported in several van der Waals semiconductors and heterojunctions.<sup>[9a,c,g,15,45]</sup> However, monolayer materials or self-aligned van der Waals heterojunctions would achieve better electrostatic control in dual-gated memtransistors.<sup>[11,35,36]</sup> As a consequence of this stronger electrostatic control, both LTD and LTP can be modulated as a function of the gate bias during writing, while the output read current can be further controlled by the gate bias without affecting the intrinsic nonvolatile state of the device. This latter effect provides a direct pathway for suppressing sneak currents and crosstalk between nodes in crossbar arrays since all devices except the one being specifically addressed can be placed into an OFF current state without changing their intrinsic memory states. Gate tunability of the learning rate is also exploited to achieve improved linearity and symmetry of the weight update rules, resulting in efficient classification in simulated ANNs. Overall, by providing tunable learning that closely mimics complex biological systems in a manner that is amenable to integration into dense crossbar arrays, dual-gated memtransistors are likely to have broad implications for next-generation neuromorphic computing.

# **Supporting Information**

Supporting Information is available from the Wiley Online Library or from the author.

# Acknowledgements

This research was primarily supported by the National Science Foundation Materials Research Science and Engineering Center (NSF DMR-1720139). CVD growth of MoS<sub>2</sub> was supported by the National Institute of Standards and Technology (NIST CHiMaD 70NANB14H012). Charge transport instrumentation was funded by an ONR DURIP grant (ONR N00014-16-1-3179). H.-S.L. acknowledges support from a National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT) (2019R1F1A1059637). H.B. acknowledges support from the NSERC Postgraduate Scholarship-Doctoral Program and a National Science Foundation Graduate Research Fellowship. This work utilized the Northwestern University NUANCE Center and the Northwestern University Micro/Nano Fabrication Facility (NUFAB), which are partially supported by the Soft and Hybrid Nanotechnology Experimental (SHyNE) Resource (NSF ECCS-1542205), the Materials Research Science and Engineering Center (NSF DMR-1720139), the State of Illinois, and Northwestern University.

# **Conflict of Interest**

The authors declare no conflict of interest.

# **Author Contributions**

H.-S.L. and V.K.S. contributed equally to this work. H.-S.L., V.K.S., and M.C.H. conceived the idea and designed the experiments. H.-S.L. and V.K.S. developed the fabrication methods and measured the devices.

H.B., H.Y.J., and K.S. conducted growth of  $MoS_2$ . W.A.G.R. performed ANN simulations. J.Y. participated in the data analysis. The manuscript was written with contributions of all authors. All authors have approved the final version of the manuscript.

# Keywords

2D, artificial neural network, neuromorphic computing, sneak current, synaptic device

Received: April 27, 2020 Revised: June 16, 2020 Published online: September 6, 2020

- a) S. B. Furber, F. Galluppi, S. Temple, L. A. Plana, *Proc. IEEE* **2014**, *102*, 652; b) P. A. Merolla, J. V. Arthur, R. Alvarez-Icaza, A. S. Cassidy, J. Sawada, F. Akopyan, B. L. Jackson, N. Imam, C. Guo, Y. Nakamura, B. Brezzo, I. Vo, S. K. Esser, R. Appuswamy, B. Taba, A. Amir, M. D. Flickner, W. P. Risk, R. Manohar, D. S. Modha, *Science* **2014**, *345*, 668; c) M. D. Ventra, F. L. Traversa, *J. Appl. Phys.* **2018**, *123*, 180901.
- [2] C. D. Schuman, T. E. Potok, R. M. Patton, J. D. Birdwell, M. E. Dean, S. R. Garrett, J. S. Plank, arXiv:1705.06963 2018.
- [3] a) O. Krestinskaya, A. James, C. O. Leon, *IEEE Trans. Neu. Net. Learn. Systems* **2020**, *31*, 4; b) M. A. Zidan, J. P. Strachan, W. D. Lu, *Nat. Electron.* **2018**, *1*, 22; c) G. W. Burr, R. M. Shelby, A. Sebastian, S. Kim, S. Kim, S. Sidler, K. Virwani, M. Ishii, P. Narayanan, A. Fumarola, L. L. Sanches, I. Boybat, M. Le Gallo, K. Moon, J. Woo, H. Hwang, Y. Leblebici, *Adv. Phys.: X* **2017**, *2*, 89; d) E. J. Fuller, S. T. Keene, A. Melianas, Z. Wang, S. Agarwal, Y. Li, Y. Tuchman, C. D. James, M. J. Marinella, J. J. Yang, A. Salleo, A. A. Talin, *Science* **2019**, *364*, 570.
- [4] a) Z. Wang, S. Joshi, S. Savel'ev, W. Song, R. Midya, Y. Li, M. Rao, P. Yan, S. Asapu, Y. Zhuo, H. Jiang, P. Lin, C. Li, J. H. Yoon, N. K. Upadhyay, J. Zhang, M. Hu, J. P. Strachan, M. Barnell, Q. Wu, H. Wu, R. S. Williams, Q. Xia, J. J. Yang, *Nat. Electron.* 2018, *1*, 137; b) Z. Wang, M. Rao, J.-W. Han, J. Zhang, P. Lin, Y. Li, C. Li, W. Song, S. Asapu, R. Midya, Y. Zhuo, H. Jiang, J. H. Yoon, N. K. Upadhyay, S. Joshi, M. Hu, J. P. Strachan, M. Barnell, Q. Wu, H. Wu, Q. Qiu, R. S. Williams, Q. Xia, J. J. Yang, *Nat. Commun.* 2018, *9*, 3208.
- [5] S. Yu, P. Y. Chen, IEEE Solid-State Circuits Mag. 2016, 8, 43.
- [6] a) M.-J. Lee, C. B. Lee, D. Lee, S. R. Lee, M. Chang, J. H. Hur, Y.-B. Kim, C.-J. Kim, D. H. Seo, S. Seo, *Nat. Mater.* **2011**, *10*, 625; b) E. Linn, R. Rosezin, C. Kugeler, R. Waser, *Nat. Mater.* **2010**, *9*, 403.
- [7] a) Y. van de Burgt, E. Lubberman, E. J. Fuller, S. T. Keene, G. C. Faria, S. Agarwal, M. J. Marinella, A. Alec Talin, A. Salleo, *Nat. Mater.* 2017, *16*, 414; b) E. J. Fuller, F. E. Gabaly, F. Léonard, S. Agarwal, S. J. Plimpton, R. B. Jacobs-Gedrim, C. D. James, M. J. Marinella, A. A. Talin, *Adv. Mater.* 2017, *29*, 1604310; c) C. Diorio, P. Hasler, A. Minch, C. A. Mead, *IEEE Trans. Electron Devices* 1996, *43*, 1972.
- [8] a) V. K. Sangwan, D. Jariwala, I. S. Kim, K.-S. Chen, T. J. Marks, L. J. Lauhon, M. C. Hersam, *Nat. Nanotechnol.* 2015, *10*, 403;
  b) V. K. Sangwan, H.-S. Lee, H. Bergeron, I. Balla, M. E. Beck, K.-S. Chen, M. C. Hersam, *Nature* 2018, *554*, 500; c) B. Mouttet, in *Proc. 2010 17th IEEE Inter. Conf. Electron., Circuits & Systems*, IEEE, Piscataway, NJ 2010, p. 930.
- [9] a) W. Huh, S. Jang, J. Y. Lee, D. Lee, D. Lee, J. M. Lee, H.-G. Park, J. C. Kim, H. Y. Jeong, G. Wang, C.-H. Lee, *Adv. Mater.* 2018, *30*, 1801447; b) V. K. Sangwan, H.-S. Lee, M. C. Hersam, *in IEEE Inter. Elect. Dev. Meet.* (*IEDM*), IEEE, Piscataway, NJ 2017, p. 5.1.1; c) L. Wang, W. Liao, S. L. Wong, Z. G. Yu, S. Li, Y.-F. Lim, X. Feng, W. C. Tan, X. Huang, L. Chen, L. Liu, J. Chen, X. Gong, C. Zhu, X. Liu, Y.-W. Zhang, D. Chi, K.-W. Ang, *Adv. Funct. Mater.* 2019,

SCIENCE NEWS \_\_\_\_\_\_ www.advancedsciencenews.com

**IDVANCED** 

29, 1901106; d) D. Li, B. Wu, X. Zhu, J. Wang, B. Ryu, W. D. Lu,
W. Lu, X. Liang, ACS Nano 2018, 12, 9240; e) H. Tian, X. Cao,
Y. Xie, X. Yan, A. Kostelec, D. DiMarzio, C. Chang, L.-D. Zhao,
W. Wu, J. Tice, J. J. Cha, J. Guo, H. Wang, ACS Nano 2017, 11, 7156;
f) Y. Shi, X. Liang, B. Yuan, V. Chen, H. Li, F. Hui, Z. Yu, F. Yuan,
E. Pop, H. S. P. Wong, M. Lanza, Nat. Electron. 2018, 1, 458;
g) V. K. Sangwan, M. C. Hersam, Nat. Nanotechnol. 2020, 15, 517.

- [10] V. K. Sangwan, M. C. Hersam, Annu. Rev. Phys. Chem. 2018, 69, 299.
- [11] V. K. Sangwan, M. E. Beck, A. Henning, J. Luo, H. Bergeron, J. Kang, I. Balla, H. Inbar, L. J. Lauhon, M. C. Hersam, *Nano Lett.* **2018**, *18*, 1421.
- [12] a) T. Gokmen, M. Onen, W. Haensch, Front. Neurosci. 2017, 11, 538; b) R. B. Jacobs-Gedrim, S. Agarwal, K. E. Knisely, J. E. Stevens, M. S. v. Heukelom, D. R. Hughart, J. Niroula, C. D. James, M. J. Marinella, in *IEEE Inter. Conf. Reboot. Comp. (ICRC)*, IEEE, Piscataway, NJ 2017, p. 1; c) S. Yu, P. Chen, Y. Cao, L. Xia, Y. Wang, H. Wu, in *IEEE Inter. Elect. Dev. Meet. (IEDM)*, IEEE, Piscataway, NJ 2015, p. 17.3.1; d) C. Chang, P. Chen, T. Chou, I. Wang, B. Hudec, C. Chang, C. Tsai, T. Chang, T. Hou, *IEEE J. Emerging Sel. Top. Circuits and Syst.* 2018, *8*, 116.
- [13] a) J. Woo, K. Moon, J. Song, S. Lee, M. Kwak, J. Park, H. Hwang, *IEEE Electron Device Lett.* 2016, *37*, 994; b) C. Sung, S. Lim, H. Kim, T. Kim, K. Moon, J. Song, J.-J. Kim, H. Hwang, *Nanotechnology* 2018, *29*, 115203; c) T. K. Scott, M. Armantas, J. F. Elliot, B. van de Yoeri, A. A. Talin, S. Alberto, *J. Phys. D: Appl. Phys.* 2018, *51*, 224002.
- [14] a) G. G. Turrigiano, S. B. Nelson, Nat. Rev. Neurosci. 2004, 5, 97;
  b) W. Schultz, J. Neurophysiol. 1998, 80, 1; c) M. F. Bear, B. W. Connors, M. A. Paradiso, Neuroscience: Exploring the Brain, Wolters Kluwer, Philadelphia, PA 2015.
- [15] J. Jadwiszczak, D. Keane, P. Maguire, C. P. Cullen, Y. Zhou, H. Song, C. Downing, D. Fox, N. McEvoy, R. Zhu, J. Xu, G. S. Duesberg, Z.-M. Liao, J. J. Boland, H. Zhang, ACS Nano 2019, 13, 14262.
- [16] a) R. Xu, H. Jang, M.-H. Lee, D. Amanov, Y. Cho, H. Kim, S. Park, H.-j. Shin, D. Ham, *Nano Lett.* **2019**, *19*, 2411; b) R. Ge, X. Wu, M. Kim, J. Shi, S. Sonde, L. Tao, Y. Zhang, J. C. Lee, D. Akinwande, *Nano Lett.* **2018**, *18*, 434; c) M. Wang, S. Cai, C. Pan, C. Wang, X. Lian, Y. Zhuo, K. Xu, T. Cao, X. Pan, B. Wang, S.-J. Liang, J. J. Yang, P. Wang, F. Miao, *Nat. Electron.* **2018**, *1*, 130.
- [17] a) J. E. Thompson, B. T. Blue, D. Smalley, F. Torres-Davila, L. Tetard,
   J. T. Robinson, M. Ishigami, *MRS Adv.* 2019, *4*, 2609; b) C.-P. Lu,
   G. Li, J. Mao, L.-M. Wang, E. Y. Andrei, *Nano Lett.* 2014, *14*, 4628.
- [18] A. A. Murthy, T. K. Stanev, R. dos Reis, S. Hao, C. Wolverton, N. P. Stern, V. P. Dravid, ACS Nano 2020, 14, 1569.
- [19] M.-S. Abdelouahab, R. Lozi, L. Chua, Int. J. Bifurcation Chaos 2014, 24, 1430023.
- [20] A. A. Bessonov, M. N. Kirikova, D. I. Petukhov, M. Allen, T. Ryhänen, M. J. A. Bailey, Nat. Mater. 2015, 14, 199.
- [21] Z. Wei, Y. Kanzawa, K. Arita, Y. Katoh, K. Kawai, S. Muraoka, S. Mitani, S. Fujii, K. Katayama, M. Iijima, T. Mikawa, T. Ninomiya, R. Miyanaga, Y. Kawashima, K. Tsuji, A. Himeno, T. Okada, R. Azuma, K. Shimakawa, H. Sugaya, T. Takagi, R. Yasuhara, K. Horiba, H. Kumigashira, M. Oshima, in *IEEE Inter. Elec. Dev. Meet. (IEDM)*, IEEE, Piscataway, NJ **2008**, p. 1.
- [22] A. Leonhardt, D. Chiappe, V. V. Afanas'ev, S. El Kazzi, I. Shlyakhov, T. Conard, A. Franquet, C. Huyghebaert, S. de Gendt, ACS Appl. Mater. Interfaces 2019, 11, 42697.
- [23] a) D. S. Shang, Q. Wang, L. D. Chen, R. Dong, X. M. Li,
   W. Q. Zhang, *Phys. Rev. B* 2006, *73*, 245427; b) K. M. Kim, B. J. Choi,
   Y. C. Shin, S. Choi, C. S. Hwang, *Appl. Phys. Lett.* 2007, *91*, 012907.
- [24] S. Ghatak, A. Ghosh, Appl. Phys. Lett. 2013, 103, 122103.
- [25] J. Y. Shang, M. J. Moody, J. Chen, S. Krylyuk, A. V. Davydov, T. J. Marks, L. J. Lauhon, ACS Appl. Electron. Mater. 2020, 2, 1273.

- [26] A. Alharbi, D. Shahrjerdi, IEEE Trans. Electron Devices 2018, 65, 4084.
- [27] a) G. He, H. Ramamoorthy, C. P. Kwan, Y. H. Lee, J. Nathawat, R. Somphonsane, M. Matsunaga, A. Higuchi, T. Yamanaka, N. Aoki, Y. Gong, X. Zhang, R. Vajtai, P. M. Ajayan, J. P. Bird, *Nano Lett.* 2016, 16, 6445; b) L. Sun, Y. Zhang, G. Hwang, J. Jiang, D. Kim, Y. A. Eshete, R. Zhao, H. Yang, *Nano Lett.* 2018, 18, 3229.
- [28] M. Chistiakova, N. Bannon, J.-Y. Chen, M. Bazhenov, M. Volgushev, Front. Comp. Neurosci. 2015, 9, 89.
- [29] a) G. H. Kim, J. H. Lee, Y. Ahn, W. Jeon, S. J. Song, J. Y. Seok, J. H. Yoon, K. J. Yoon, T. J. Park, C. S. Hwang, *Adv. Funct. Mater.* **2013**, *23*, 1440; b) M.-J. Lee, D. Lee, S.-H. Cho, J.-H. Hur, S.-M. Lee, D. H. Seo, D.-S. Kim, M.-S. Yang, S. Lee, E. Hwang, M. R. Uddin, H. Kim, U. I. Chung, Y. Park, I.-K. Yoo, *Nat. Commun.* **2013**, *4*, 2629.
- [30] a) H.-S. Lee, H.-H. Park, M. J. Rozenberg, Nanoscale 2015, 7, 6444;
  b) C. J. Amsinck, N. H. D. Spigna, D. P. Nackashi, P. D. Franzon, Nanotechnology 2005, 16, 2251; c) C. Xu, D. Niu, N. Muralimanohar, R. Balasubramonian, T. Zhang, S. Yu, Y. Xie, in *IEEE Inter. Symp.* High Perform. Comp. Arch. (HPCA), IEEE, Piscataway, NJ 2015, p. 476.
- [31] a) J. Mustafa, R. Waser, *IEEE Trans. Nanotechnol.* 2006, 5, 687;
   b) M. Zangeneh, A. Joshi, in *IEEE Trans. Very Large Scale Integration* (VLSI) Syst., Vol. 22, IEEE, Piscataway, NJ 2014, p. 1815.
- [32] F. Miao, W. Yi, I. Goldfarb, J. J. Yang, M.-X. Zhang, M. D. Pickett, J. P. Strachan, G. Medeiros-Ribeiro, R. S. Williams, ACS Nano 2012, 6, 2312.
- [33] K. K. H. Smithe, S. V. Suryavanshi, M. Muñoz Rojo, A. D. Tedjarati,
   E. Pop, ACS Nano 2017, 11, 8456.
- [34] R. Yang, H. Li, K. K. H. Smithe, T. R. Kim, K. Okabe, E. Pop, J. A. Fan, H. P. Wong, in *IEEE Inter. Elect. Dev. Meet. (IEDM)*, IEEE, Piscataway, NJ **2017**, p. 19.5.1.
- [35] S. B. Desai, S. R. Madhvapathy, A. B. Sachid, J. P. Llinas, Q. Wang, G. H. Ahn, G. Pitner, M. J. Kim, J. Bokor, C. Hu, H.-S. P. Wong, A. Javey, *Science* 2016, 354, 99.
- [36] M. E. Beck, A. Shylendra, V. K. Sangwan, S. Guo, W. A. Gaviria Rojas, H. Yoo, H. Bergeron, K. Su, A. R. Trivedi, M. C. Hersam, *Nat. Commun.* 2020, *11*, 1565.
- [37] I. Kataeva, F. Merrikh-Bayat, E. Zamanidoost, D. Strukov, in 2015 Int. Joint Conf. Neural Networks (IJCNN), IEEE, Piscataway, NJ 2015, p. 1.
- [38] S.-G. Yi, M. U. Park, S. H. Kim, C. J. Lee, J. Kwon, G.-H. Lee, K.-H. Yoo, ACS Appl. Mater. Interfaces 2018, 10, 31480.
- [39] S. Choi, S. H. Tan, Z. Li, Y. Kim, C. Choi, P.-Y. Chen, H. Yeon, S. Yu, J. Kim, Nat. Mater. 2018, 17, 335.
- [40] I. Boybat, M. Le Gallo, S. R. Nandakumar, T. Moraitis, T. Parnell, T. Tuma, B. Rajendran, Y. Leblebici, A. Sebastian, E. Eleftheriou, *Nat. Commun.* 2018, 9, 2514.
- [41] Y. Lecun, L. Bottou, Y. Bengio, P. Haffner, Proc. IEEE 1998, 86, 2278.
- [42] P. Yao, H. Wu, B. Gao, S. B. Eryilmaz, X. Huang, W. Zhang, Q. Zhang, N. Deng, L. Shi, H. S. P. Wong, H. Qian, *Nat. Commun.* 2017, 8, 15199.
- [43] M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, D. B. Strukov, *Nature* 2015, 521, 61.
- [44] a) A. J. Arnold, A. Razavieh, J. R. Nasr, D. S. Schulman, C. M. Eichfeld, S. Das, ACS Nano 2017, 11, 3110; b) H. Tian, Q. Guo, Y. Xie, H. Zhao, C. Li, J. J. Cha, F. Xia, H. Wang, Adv. Mater. 2016, 28, 4991.
- [45] a) X. Xie, J. Kang, Y. Gong, P. M. Ajayan, K. Banerjee, in *IEEE Inter. Elect. Dev. Meet. (IEDM)*, IEEE, Piscataway, NJ 2017, p. 5.3.1;
  b) Y. Yang, H. Du, Q. Xue, X. Wei, Z. Yang, C. Xu, D. Lin, W. Jie, J. Hao, *Nano Energy* 2019, *57*, 566; c) L. Bao, J. Zhu, Z. Yu, R. Jia, Q. Cai, Z. Wang, L. Xu, Y. Wu, Y. Yang, Y. Cai, R. Huang, ACS Appl. Mater. Interfaces 2019, *11*, 41482.